

03/31/00

04-03-00

7

Please type a plus sign (+) inside this box



Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

PTO/SB/05 (4/98)

Approved for use through 09/30/2000. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

U.S. PTO

# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No.	042390.P8112
First Inventor or Application Identifier	Carl M. Ellison
Title	MANAGING ACCESSES IN A PROCESSOR FOR ISOLATED
Express Mail Label No.	EL466333061US

U.S. PTO  
09 540611

03/31/00

## APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents

ADDRESS TO:

Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

- ☒ Fee Transmittal Form  
(Submit an original, and a duplicate for fee processing)
- ☒ Specification [Total Pages 46]  
(preferred arrangement set forth below)
  - Descriptive title of the Invention
  - Cross References to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to Microfiche Appendix
  - Background of the Invention
  - Brief Summary of the Invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claim(s)
  - Abstract of the Disclosure
- ☒ Drawing(s) (35 U.S.C. 113) [Total Sheets 9]
- Oath or Declaration [Total Pages 6]
  - ☐ Newly executed (original copy)
  - ☐ Copy from a prior application (37 C.F.R. § 1.63(d))  
(for continuation/divisional with Box 16 completed)
  - ☐ DELETION OF INVENTOR(S)  
Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR §§ 1.63(d)(2) and 1.33(b).

- ☐ Microfiche Computer Program (Appendix)
- Nucleotide and/or Amino Acid Sequence Submission  
(if applicable, all necessary)
  - ☐ Computer Readable Copy
  - ☐ Paper Copy (identical to computer copy)
  - ☐ Statement verifying identity of above copies

## ACCOMPANYING APPLICATION PARTS

- ☐ Assignment Papers (cover sheet & document(s))
- ☐ 37 C.F.R. § 3.73(b) Statement ☐ Power of Attorney  
(when there is an assignee)
- ☐ English Translation Document (if applicable)
- ☐ Information Disclosure Statement (IDS)/PTO - 1449 ☐ Copies of IDS Citations
- ☐ Preliminary Amendment
- ☒ Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)
- ☐ \*Small Entity Statement(s) ☐ Statement filed in prior application, Status still proper and desired
- ☐ Certified Copy of Priority Document(s)  
(if foreign priority is claimed)
- ☐ Other: .....

\*NOTE FOR ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).

16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP)

of prior application No: .....

Prior application Information: Examiner .....

Group/Art Unit: .....

For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

## 17. CORRESPONDENCE ADDRESS

☐ Customer Number of Bar Code Label

(Insert Customer No. or Attach bar code label here)

or ☒ Correspondence address below

Name	BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP				
Address	12400 Wilshire Boulevard, Seventh Floor				
City	Los Angeles	State	California	Zip Code	90025
Country	U.S.A.	Telephone	(714) 557-3800	Fax	(714) 557-3347

Name (Print/Type) Thinh V. Nguyen, Reg. No. 42,034

Signature

Date

03/31/00

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

UNITED STATES PATENT APPLICATION

FOR

MANAGING ACCESSES IN A PROCESSOR

FOR ISOLATED EXECUTION

INVENTORS:

Carl M. Ellison  
Roger A. Golliver  
Howard C. Herbert  
Derrick C. Lin  
Francis X. McKeen  
Gil Neiger  
Ken Reneris  
James A. Sutton  
Shreekant S. Thakkar  
Millind Mittal

PREPARED BY:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP  
12400 Wilshire Blvd., 7th Floor  
Los Angeles, CA 90025-1026  
(714) 557-3800

## **BACKGROUND**

### **1. Field of the Invention**

This invention relates to microprocessors. In particular, the invention relates to processor security.

### **2. Description of Related Art**

Advances in microprocessor and communication technologies have opened up many opportunities for applications that go beyond the traditional ways of doing business. Electronic commerce (E-commerce) and business-to-business (B2B) transactions are now becoming popular, reaching the global markets at a fast rate. Unfortunately, while modern microprocessor systems provide users convenient and efficient methods of doing business, communicating and transacting, they are also vulnerable to unscrupulous attacks. Examples of these attacks include virus, intrusion, security breach, and tampering, to name a few. Computer security, therefore, is becoming more and more important to protect the integrity of the computer systems and increase the trust of users.

Threats caused by unscrupulous attacks may be in a number of forms. Attacks may be remote without requiring physical accesses. An invasive remote-launched attack by hackers may disrupt the normal operation of a system connected to thousands or even millions of users. A virus program may corrupt code and/or data of a single-user platform.

Existing techniques to protect against attacks have a number of drawbacks. Anti-virus programs can only scan and detect known viruses. Most anti-virus programs use a weak policy in which a file or program is assumed good until proved bad. For many

security applications, this weak policy may not be appropriate. In addition, most anti-virus programs are used locally where they are resident in the platform. This may not be suitable in a group work environment. Security co-processors or smart cards using cryptographic or other security techniques have limitations in speed performance,  
5 memory capacity, and flexibility. Redesigning operating systems creates software compatibility issues and causes tremendous investment in development efforts.

## **BRIEF DESCRIPTION OF THE DRAWINGS**

The features and advantages of the present invention will become apparent from the following detailed description of the present invention in which:

5      Figure 1A is a diagram illustrating a logical operating architecture according to one embodiment of the invention.

Figure 1B is a diagram illustrating accessibility of various elements in the operating system and the processor according to one embodiment of the invention.

Figure 1C is a diagram illustrating a computer system in which one embodiment of the invention can be practiced.

10      Figure 2A is a diagram illustrating the isolated execution circuit shown in Figure 1C according to one embodiment of the invention.

Figure 2B is a diagram illustrating the access manager shown in Figure 2A according to one embodiment of the invention.

15      Figure 3A is a diagram illustrating the access checking circuit to manage snoop accesses according to one embodiment of the invention.

Figure 3B is a diagram illustrating the access checking circuit to manage process logical processor operations according to another embodiment of the invention.

Figure 4 is a flowchart illustrating a process to manage snoop accesses for isolated execution according to one embodiment of the invention.

20      Figure 5 is a flowchart illustrating a process to manage process logical processor operations for isolated execution according to one embodiment of the invention.

## DESCRIPTION

In one embodiment of the present invention, a technique is provided to manage accesses in a processor for isolated execution. A configuration storage contains configuration parameters to configure an access transaction generated by a processor.

- 5 The processor has a normal execution mode and an isolated execution mode. The access transaction has access information. An access checking circuit checks the access transaction using at least one of the configuration parameters and the access information.

- The configuration parameters include an isolated setting and an execution mode word. The access information includes a physical address and an access type which
- 10 indicates if the access transaction is a memory access, an input/output access, or a logical processor access. The logical processor access is one of a logical processor entry and a logical processor exit. The configuration storage includes a setting storage to contain the isolated setting for defining an isolated memory area corresponding to a memory external to the processor. The setting storage includes a base register, a mask register, and a length
- 15 register to store a base value, a mask value and a length value, respectively. The base, mask, and length values form the isolated setting. The configuration storage further includes a processor control register to contain the execution mode word which is asserted when the processor is configured in the isolated execution mode.

- In one embodiment, the access checking circuit includes an address detector to
- 20 detect if the physical address is within the isolated memory area defined by the isolated setting. Two access checks are performed: one is on the physical address provided by the translation lookaside buffer (TLB) and another is on the physical address snooped on the front side bus (FSB). The address detector generates a processor isolated access signal. The access checking circuit further includes a snoop checking circuit to generate a
- 25 processor snoop access signal. The snoop checking circuit includes a snoop combiner to

combine a cache access signal, the FSB isolated access signal, and an external isolated access signal from another processor. The combined cache access signal, the FSB isolated access signal and the external isolated access signal correspond to the processor snoop access signal. The access checking circuit further includes an access grant  
5 generator to generate an access grant signal indicating if the access transaction is valid.

In another embodiment, the access checking circuit includes a logical processor manager to manage a logical processor operation caused by the logical processor access. The logical processor manager includes (1) a logical processor register to store a logical processor count indicating a number of logical processor currently enabled, (2) a state  
10 enabler to enable a logical processor state when the logical processor access is valid, (3) a updater to update the logical processor count according to the logical processor access, the logical processor updater is enabled by the enabled logical processor state, (4) a minimum detector to determine if the logical processor count is equal to a minimum logical processor value, and (5) a maximum detector to determine if the logical processor  
15 count exceeds a maximum logical processor value. The logical processor updater initializes the logical processor register when there is no enabled logical processor. The logical processor updater updates the logical processor count in a first direction when the access transaction corresponds to the logical processor entry, and updates the logical processor count in a second direction opposite to the first direction when the access  
20 transaction corresponds to the logical processor exit. When the logical processor count is equal to the minimum logical processor value, the logical processor manager causes the processor to initialize the cache memory and the isolated setting from all isolated information. When the logical processor count exceeds the maximum logical processor value, the logical processor manager causes the processor to generate a failure or fault  
25 condition.

In the following description, for purposes of explanation, numerous details are set forth in order to provide a thorough understanding of the present invention. However, it will be apparent to one skilled in the art that these specific details are not required in order to practice the present invention. In other instances, well-known electrical structures and circuits are shown in block diagram form in order not to obscure the present invention.

## ARCHITECTURE OVERVIEW

One principle for providing security in a computer system or platform is the concept of an isolated execution architecture. The isolated execution architecture includes logical and physical definitions of hardware and software components that interact directly or indirectly with an operating system of the computer system or platform. An operating system and the processor may have several levels of hierarchy, referred to as rings, corresponding to various operational modes. A ring is a logical division of hardware and software components that are designed to perform dedicated tasks within the operating system. The division is typically based on the degree or level of security and/or protection. For example, a ring-0 is the innermost ring, being at the highest level of the hierarchy. Ring-0 encompasses the most critical, security-sensitive components. In addition, modules in Ring-0 can also access to lesser privileged data, but not vice versa. Ring-3 is the outermost ring, being at the lowest level of the hierarchy. Ring-3 typically encompasses users or applications level and has the least security protection. Ring-1 and ring-2 represent the intermediate rings with decreasing levels of security and/or protection.

Figure 1A is a diagram illustrating a logical operating architecture 50 according to one embodiment of the invention. The logical operating architecture 50 is an abstraction of the components of an operating system and the processor. The logical operating



architecture 50 includes ring-0 10, ring-1 20, ring-2 30, ring-3 40, and a processor nub loader 52. The processor nub loader 52 is an instance of a processor executive (PE) handler. The PE handler is used to handle and/or manage a processor executive (PE) as will be discussed later. The logical operating architecture 50 has two modes of operation:  
5 normal execution mode and isolated execution mode. Each ring in the logical operating architecture 50 can operate in both modes. The processor nub loader 52 operates only in the isolated execution mode.

Ring-0 10 includes two portions: a normal execution Ring-0 11 and an isolated execution Ring-0 15. The normal execution Ring-0 11 includes software modules that  
10 are critical for the operating system, usually referred to as kernel. These software modules include primary operating system (e.g., kernel) 12, software drivers 13, and hardware drivers 14. The isolated execution Ring-0 15 includes an operating system (OS) nub 16 and a processor nub 18. The OS nub 16 and the processor nub 18 are instances of an OS executive (OSE) and processor executive (PE), respectively. The OSE  
15 and the PE are part of executive entities that operate in a secure environment associated with the isolated area 70 and the isolated execution mode. The processor nub loader 52 is a protected bootstrap loader code held within a chipset in the system and is responsible for loading the processor nub 18 from the processor or chipset into an isolated area as will be explained later.

20 Similarly, ring-1 20, ring-2 30, and ring-3 40 include normal execution ring-1 21, ring-2 31, ring-3 41, and isolated execution ring-1 25, ring-2 35, and ring-3 45, respectively. In particular, normal execution ring-3 includes N applications  $42_1$  to  $42_N$  and isolated execution ring-3 includes K applets  $46_1$  to  $46_K$ .

One concept of the isolated execution architecture is the creation of an isolated  
25 region in the system memory, referred to as an isolated area, which is protected by both

the processor and chipset in the computer system. The isolated region may also be in cache memory, protected by a translation lookaside buffer (TLB) access check. Access to this isolated region is permitted only from a front side bus (FSB) of the processor, using special bus (e.g., memory read and write) cycles, referred to as isolated read and write cycles. The special bus cycles are also used for snooping. The isolated read and write cycles are issued by the processor executing in an isolated execution mode. The isolated execution mode is initialized using a privileged instruction in the processor, combined with the processor nub loader 52. The processor nub loader 52 verifies and loads a ring-0 nub software module (e.g., processor nub 18) into the isolated area. The processor nub 18 provides hardware-related services for the isolated execution.

One task of the processor nub 18 is to verify and load the ring-0 OS nub 16 into the isolated area, and to generate the root of a key hierarchy unique to a combination of the platform, the processor nub 18, and the operating system nub 16. The operating system nub 16 provides links to services in the primary OS 12 (e.g., the unprotected segments of the operating system), provides page management within the isolated area, and has the responsibility for loading ring-3 application modules 45, including applets 461 to 46K, into protected pages allocated in the isolated area. The operating system nub 16 may also load ring-0 supporting modules.

The operating system nub 16 may choose to support paging of data between the isolated area and ordinary (e.g., non-isolated) memory. If so, then the operating system nub 16 is also responsible for encrypting and hashing the isolated area pages before evicting the page to the ordinary memory, and for checking the page contents upon restoration of the page. The isolated mode applets 46<sub>1</sub> to 46<sub>K</sub> and their data are tamper- and monitor-proof from all software attacks from other applets, as well as from non-isolated-space applications (e.g., 42<sub>1</sub> to 42<sub>N</sub>), dynamic link libraries (DLLs), drivers and

even the primary operating system 12. Only the processor nub 18 or the operating system nub 16 can interfere with or monitor the applet's execution.

Figure 1B is a diagram illustrating accessibility of various elements in the operating system 10 and the processor according to one embodiment of the invention.

5 For illustration purposes, only elements of ring-0 10 and ring-3 40 are shown. The various elements in the logical operating architecture 50 access an accessible physical memory 60 according to their ring hierarchy and the execution mode.

The accessible physical memory 60 includes an isolated area 70 and a non-isolated area 80. The isolated area 70 includes applet pages 72 and nub pages 74. The  
10 non-isolated area 80 includes application pages 82 and operating system pages 84. The isolated area 70 is accessible only to elements of the operating system and processor operating in isolated execution mode. The non-isolated area 80 is accessible to all elements of the ring-0 operating system and to the processor.

The normal execution ring-0 11 including the primary OS 12, the software drivers  
15 13, and the hardware drivers 14, can access both the OS pages 84 and the application pages 82. The normal execution ring-3, including applications 421 to 42N, can access only to the application pages 82. Both the normal execution ring-0 11 and ring-3 41, however, cannot access the isolated area 70.

The isolated execution ring-0 15, including the OS nub 16 and the processor nub  
20 18, can access to both of the isolated area 70, including the applet pages 72 and the nub pages 74, and the non-isolated area 80, including the application pages 82 and the OS pages 84. The isolated execution ring-3 45, including applets 46<sub>1</sub> to 46<sub>K</sub>, can access only to the application pages 82 and the applet pages 72. The applets 46<sub>1</sub> to 46<sub>K</sub> reside in the isolated area 70.

Figure 1C is a diagram illustrating a computer system 100 in which one embodiment of the invention can be practiced. The computer system 100 includes a processor 110, a host bus 120, a memory controller hub (MCH) 130, a system memory 140, an input/output controller hub (ICH) 150, a non-volatile memory, or system flash, 160, a mass storage device 170, input/output devices 175, a token bus 180, a motherboard (MB) token 182, a reader 184, and a token 186. The MCH 130 may be integrated into a chipset that integrates multiple functionalities such as the isolated execution mode, host-to-peripheral bus interface, memory control. Similarly, the ICH 150 may also be integrated into a chipset together or separate from the MCH 130 to perform I/O functions. For clarity, not all the peripheral buses are shown. It is contemplated that the system 100 may also include peripheral buses such as Peripheral Component Interconnect (PCI), accelerated graphics port (AGP), Industry Standard Architecture (ISA) bus, and Universal Serial Bus (USB), etc.

The processor 110 represents a central processing unit of any type of architecture, such as complex instruction set computers (CISC), reduced instruction set computers (RISC), very long instruction word (VLIW), or hybrid architecture. In one embodiment, the processor 110 is compatible with an Intel Architecture (IA) processor, such as the Pentium™ series, the IA-32™ and the IA-64™. The processor 110 includes a normal execution mode 112 and an isolated execution circuit 115. The normal execution mode 112 is the mode in which the processor 110 operates in a non-secure environment, or a normal environment without the security features provided by the isolated execution mode. The isolated execution circuit 115 provides a mechanism to allow the processor 110 to operate in an isolated execution mode. The isolated execution circuit 115 provides hardware and software support for the isolated execution mode. This support includes configuration for isolated execution, definition of an isolated area, definition (e.g.,

decoding and execution) of isolated instructions, generation of isolated access bus cycles, and generation of isolated mode interrupts.

In one embodiment, the computer system 100 can be a single processor system, such as a desktop computer, which has only one main central processing unit, e.g. processor 110. In other embodiments, the computer system 100 can include multiple processors, e.g. processors 110, 110a, 110b, etc., as shown in Figure 1C. Thus, the computer system 100 can be a multi-processor computer system having any number of processors. For example, the multi-processor computer system 100 can operate as part of a server or workstation environment. The basic description and operation of processor 110 will be discussed in detail below. It will be appreciated by those skilled in the art that the basic description and operation of processor 110 applies to the other processors 110a and 110b, shown in Figure 1C, as well as any number of other processors that may be utilized in the multi-processor computer system 100 according to one embodiment of the present invention.

The processor 110 may also have multiple logical processors. A logical processor, sometimes referred to as a thread, is a functional unit within a physical processor having an architectural state and physical resources allocated according to some partitioning policy. Within the context of the present invention, the terms “thread” and “logical processor” are used to mean the same thing. A multi-threaded processor is a processor having multiple threads or multiple logical processors. A multi-processor system (e.g., the system comprising the processors 110, 110a, and 110b) may have multiple multi-threaded processors.

The host bus 120 provides interface signals to allow the processor 110 or processors 110, 110a, and 110b to communicate with other processors or devices, e.g., the MCH 130. In addition to normal mode, the host bus 120 provides an isolated access

bus mode with corresponding interface signals for memory read and write cycles when the processor 110 is configured in the isolated execution mode. The isolated access bus mode is asserted on memory accesses initiated while the processor 110 is in the isolated execution mode. The isolated access bus mode is also asserted on instruction pre-fetch and cache write-back cycles if the address is within the isolated area address range and the processor 110 is initialized in the isolated execution mode. The processor 110 responds to snoop cycles to a cached address within the isolated area address range if the isolated access bus cycle is asserted and the processor 110 is initialized into the isolated execution mode.

10           The MCH 130 provides control and configuration of memory and input/output devices such as the system memory 140 and the ICH 150. The MCH 130 provides interface circuits to recognize and service isolated access assertions on memory reference bus cycles, including isolated memory read and write cycles. In addition, the MCH 130 has memory range registers (e.g., base and length registers) to represent the isolated area in the system memory 140. Once configured, the MCH 130 aborts any access to the isolated area that does not have the isolated access bus mode asserted.

          The system memory 140 stores system code and data. The system memory 140 is typically implemented with dynamic random access memory (DRAM) or static random access memory (SRAM). The system memory 140 includes the accessible physical memory 60 (shown in Figure 1B). The accessible physical memory includes a loaded operating system 142, the isolated area 70 (shown in Figure 1B), and an isolated control and status space 148. The loaded operating system 142 is the portion of the operating system that is loaded into the system memory 140. The loaded OS 142 is typically loaded from a mass storage device via some boot code in a boot storage such as a boot read only memory (ROM). The isolated area 70, as shown in Figure 1B, is the memory area that is defined by the processor 110 when operating in the isolated execution mode.

Access to the isolated area 70 is restricted and is enforced by the processor 110 and/or the MCH 130 or other chipset that integrates the isolated area functionalities. The isolated control and status space 148 is an input/output (I/O)-like, independent address space defined by the processor 110 and/or the MCH 130. The isolated control and status space 148 contains mainly the isolated execution control and status registers. The isolated control and status space 148 does not overlap any existing address space and is accessed using the isolated bus cycles. The system memory 140 may also include other programs or data which are not shown.

The ICH 150 represents a known single point in the system having the isolated execution functionality. For clarity, only one ICH 150 is shown. The system 100 may have many ICHs similar to the ICH 150. When there are multiple ICHs, a designated ICH is selected to control the isolated area configuration and status. In one embodiment, this selection is performed by an external strapping pin. As is known by one skilled in the art, other methods of selecting can be used, including using programmable configuring registers. The ICH 150 has a number of functionalities that are designed to support the isolated execution mode in addition to the traditional I/O functions. In particular, the ICH 150 includes an isolated bus cycle interface 152, the processor nub loader 52 (shown in Figure 1A), a digest memory 154, a cryptographic key storage 155, an isolated execution logical processor manager 156, and a token bus interface 159.

The isolated bus cycle interface 152 includes circuitry to interface to the isolated bus cycle signals to recognize and service isolated bus cycles, such as the isolated read and write bus cycles. The processor nub loader 52, as shown in Figure 1A, includes a processor nub loader code and its digest (e.g., hash) value. The processor nub loader 52 is invoked by execution of an appropriate isolated instruction (e.g., IsoCreate) and is transferred to the isolated area 70. From the isolated area 80, the processor nub loader 52 copies the processor nub 18 from the system flash memory (e.g., the processor nub code

18 in non-volatile memory 160) into the isolated area 70, verifies and logs its integrity, and manages a symmetric key used to protect the processor nub's secrets. In one embodiment, the processor nub loader 52 is implemented in read only memory (ROM). For security purposes, the processor nub loader 52 is unchanging, tamper-proof and non-

5 substitutable. The digest memory 154, typically implemented in RAM, stores the digest (e.g., hash) values of the loaded processor nub 18, the operating system nub 16, and any other critical modules (e.g., ring-0 modules) loaded into the isolated execution space. The cryptographic key storage 155 holds a symmetric encryption/decryption key that is unique for the platform of the system 100. In one embodiment, the cryptographic key

10 storage 155 includes internal fuses that are programmed at manufacturing. Alternatively, the cryptographic key storage 155 may also be created with a random number generator and a strap of a pin. The isolated execution logical processor manager 156 manages the operation of logical processors operating in isolated execution mode. In one embodiment, the isolated execution logical processor manager 156 includes a logical

15 processor count register that tracks the number of logical processors participating in the isolated execution mode. The token bus interface 159 interfaces to the token bus 180. A combination of the processor nub loader digest, the processor nub digest, the operating system nub digest, and optionally additional digests, represents the overall isolated execution digest, referred to as isolated digest. The isolated digest is a fingerprint

20 identifying the ring-0 code controlling the isolated execution configuration and operation. The isolated digest is used to attest or prove the state of the current isolated execution.

The non-volatile memory 160 stores non-volatile information. Typically, the non-volatile memory 160 is implemented in flash memory. The non-volatile memory 160 includes the processor nub 18. The processor nub 18 provides the initial set-up and low-

25 level management of the isolated area 70 (in the system memory 140), including verification, loading, and logging of the operating system nub 16, and the management of



the symmetric key used to protect the operating system nub's secrets. The processor nub  
18 may also provide application programming interface (API) abstractions to low-level  
security services provided by other hardware. The processor nub 18 may also be  
distributed by the original equipment manufacturer (OEM) or operating system vendor  
5 (OSV) via a boot disk.

The mass storage device 170 stores archive information such as code (e.g.,  
processor nub 18), programs, files, data, applications (e.g., applications 42<sub>1</sub> to 42<sub>N</sub>),  
applets (e.g., applets 46<sub>1</sub> to 46<sub>K</sub>) and operating systems. The mass storage device 170  
may include compact disk (CD) ROM 172, floppy diskettes 174, and hard drive 176, and  
10 any other magnetic or optical storage devices. The mass storage device 170 provides a  
mechanism to read machine-readable media. When implemented in software, the  
elements of the present invention are the code segments to perform the necessary tasks.  
The program or code segments can be stored in a processor readable medium or  
transmitted by a computer data signal embodied in a carrier wave, or a signal modulated  
15 by a carrier, over a transmission medium. The "processor readable medium" may include  
any medium that can store or transfer information. Examples of the processor readable  
medium include an electronic circuit, a semiconductor memory device, a ROM, a flash  
memory, an erasable programmable ROM (EPROM), a floppy diskette, a compact disk  
CD-ROM, an optical disk, a hard disk, a fiber optical medium, a radio frequency (RF)  
20 link, etc. The computer data signal may include any signal that can propagate over a  
transmission medium such as electronic network channels, optical fibers, air,  
electromagnetic, RF links, etc. The code segments may be downloaded via computer  
networks such as the Internet, an Intranet, etc.

I/O devices 175 may include any I/O devices to perform I/O functions. Examples  
25 of I/O devices 175 include a controller for input devices (e.g., keyboard, mouse, trackball,

pointing device), media card (e.g., audio, video, graphics), a network card, and any other peripheral controllers.

5 The token bus 180 provides an interface between the ICH 150 and various tokens in the system. A token is a device that performs dedicated input/output functions with security functionalities. A token has characteristics similar to a smart card, including at least one reserved-purpose public/private key pair and the ability to sign data with the private key. Examples of tokens connected to the token bus 180 include a motherboard token 182, a token reader 184, and other portable tokens 186 (e.g., smart card). The token bus interface 159 in the ICH 150 connects through the token bus 180 to the ICH 10 150 and ensures that when commanded to prove the state of the isolated execution, the corresponding token (e.g., the motherboard token 182, the token 186) signs only valid isolated digest information. For purposes of security, the token should be connected to the digest memory.

#### MANAGING ACCESSES IN ISOLATED EXECUTION MODE

15 Figure 2A is a diagram illustrating the isolated execution circuit 115 shown in Figure 1C according to one embodiment of the invention. The isolated execution circuit 115 includes a core execution circuit 205, an access manager 220, and a cache memory manager 230.

20 The core execution unit 205 includes an instruction decoder and execution unit 210 and a translation lookaside buffer (TLB) 218. The instruction decoder and execution unit 210 receives an instruction stream 215 from an instruction fetch unit. The instruction stream 215 includes a number of instructions. The instruction decoder and execution unit 210 decodes the instructions and executes the decoded instructions. These instructions may be at the micro- or macro- level. The instruction decoder and execution unit 210 25 may be a physical circuit or an abstraction of a process of decoding and execution of

instructions. In addition, the instructions may include isolated instructions and non-isolated instructions. The instruction decoder and execution unit 210 generates a virtual address 212 when there is an access transaction caused by executing the instructions. The TLB 218 translates the virtual address 212 into a physical address.

5           The core execution circuit 205 interfaces with the access manager 220 via control/status information 222, operand 224, and access information 226. The control/status information 222 includes control bits to manipulate various elements in the access manager 220 and status data from the access manager 220. The operand 224 includes data to be written to and read from the access manager 220. The access  
10   information 226 includes address (e.g., the physical address provided by the TLB 218), read/write, and access type information.

          The access manager 220 receives and provides the control/status information 222, the operand 224, receives the access information 226 from the core execution circuit 205 as a result of instruction execution, receives a cache access signal 235 from the cache  
15   memory manager 230, and receives an external isolated access signal 278 from another processor in the system. The external isolated access signal 278 is asserted when another processor in the system attempts to access the isolated memory area. The access manager 220 generates a processor isolated access signal 272, an access grant signal 274, and a processor snoop access signal 276. The processor isolated access signal 272 may be used  
20   to generate an isolated bus cycle sent to devices (e.g., chipsets) external to the processor 110 to indicate that the processor 110 is executing an isolated mode instruction. The processor snoop access signal 276 may be used by other devices or chipsets to determine if a snoop access is a hit or a miss. The processor isolated access signal 272, the access grant signal 274, and the processor snoop access signal 276 may also be used internally  
25   by the processor 110 to control and monitor other isolated or non-isolated activities.

The cache memory manager 230 receives the access information 226 from the core execution circuit 205 and generates the cache access signal 235 to the access manager 220. The cache memory manager 230 includes a cache memory 232 to store cache information and other circuits to manage cache transactions as known by one skilled in the art. The cache access signal 235 indicates the result of the cache access. In one embodiment, the cache access signal 235 is a cache miss signal which is asserted when there is a cache miss from a cache access.

Figure 2B is a diagram illustrating the access manager shown in Figure 2A according to one embodiment of the invention. The access manager 220 includes a configuration storage 250 and an access checking circuit 270. The access manager 220 exchanges operand 224 with and receives the access information 226 from the core execution circuit 205 shown in Figure 2A. The access manager 220 also receives the cache access signal 235 from the cache manager 230 and the external isolated access signal 278 from another processor as shown in Figure 2A. The access information 226 includes a physical address 282, a read/write (RD/WR#) signal 284, and an access type 286. The access information 226 is generated during an access transaction by the processor 110. The access type 286 indicates a type of access, including a memory reference, an input/output (I/O) reference, and a logical processor access. The logical processor access includes a logical processor entry to an isolated enabled state, and a logical processor withdrawal from an isolated enabled state.

The configuration storage 250 contains configuration parameters to configure an access transaction generated by the processor 110. The processor 110 has a normal execution mode and an isolated execution mode. The access transaction has the access information 226 as discussed above. The configuration storage 250 receives the operand 224 from the instruction decoder and execution unit 210 (Figure 2A) and includes a processor control register 252 and an isolated setting register 260. The processor control

register 252 contains an execution mode word 253. The execution mode word 253 is asserted when the processor 110 is configured in the isolated execution mode. In one embodiment, the execution mode word 253 is a single bit indicating if the processor 110 is in the isolated execution mode. The isolated setting register 260 contains an isolated setting 268. The isolated setting 268 defines the isolated memory area (e.g., the isolated area 70 in the system memory 140 shown in Figure 1C). The isolated setting register 260 includes a mask register 262, a base register 264 and a length register 266. The mask register 262 contains an isolated mask value 263. The base register 264 contains an isolated base value 265. The length register 266 contains a length value 267. The isolated mask, base, and length values 263, 265, and 267 form the isolated setting 268 and are used to define the isolated memory area. The isolated memory area may be defined by using any combination of the mask, base, and length values 263, 265, and 267. For example, the base value 265 corresponds to the starting address of the isolated memory area, while the sum of the base value 265 and the length value 267 corresponds to the ending address of the isolated memory area.

The access checking circuit 270 checks the access transaction using at least one of the configuration parameters (e.g., the execution mode word 253, the isolated setting 268) and the access information 226. The access checking circuit 270 generates the processor isolated access signal 272, the access grant signal 274, and the processor snoop access signal 276 using at least one of the isolated area parameters in the configuration storage 250 and the access information 226 in a transaction generated by the processor 110 and an FSB physical address 228. The FSB physical address 228 is typically provided by another processor and is snooped on the FSB. The processor isolated access signal 272 is asserted when the processor 110 is configured in the isolated execution mode. The access grant signal 274 is used to indicate if an isolated access has been granted. The processor

snoop access signal 276 is used to determine if an isolated access results in a hit or a miss.

Figure 3A is a diagram illustrating the access checking circuit 270 to manage snoop accesses according to one embodiment of the invention. The access checking  
5 circuit 270 includes a TLB address detector 310 and an FSB address detector 336, an access grant generator 320, and a snoop checking circuit 330.

The TLB address detector 310 receives the isolated setting 268 (e.g., the isolated mask value 263, the isolated base value 265) from the configuration storage 250 in Figure 2B. The TLB address detector 310 detects if the physical address 282 is within the  
10 isolated memory area defined by the isolated setting 260. The TLB address detector 310 includes a masking element 312, a comparator 314, and a combiner 318. The masking element 312 masks the physical address 282 with the isolated mask value 263. In one embodiment, the masking element 312 performs a logical AND operation. The  
15 comparator 314 compares the result of the masking operation done by the masking element 312 and the isolated base value 265, and generates a comparison result. The combiner 318 combines the comparison result with other conditions to generate the processor isolated access signal 272. The processor isolated access signal 272 is asserted when the physical address 282 is within the isolated memory area as defined by the isolated mask and base values 263 and 265, respectively, and when other conditions are  
20 satisfied.

The FSB address detector 336 essentially performs similar tasks as the TLB address detector 310. It also has a masking element, a comparator, and a combiner. The address detector 336 receives the isolated setting 268 to detect if the FSB physical address 228 is within the isolated memory area defined by the isolated setting 260. The  
25 address detector 336 generates an FSB isolated access signal 339. In addition, the TLB

and FSB address detectors 310 and 336 may include other circuits to check the limit or size of the isolated memory area using the isolated length value 267.

5 The access grant generator 320 combines the processor isolated access signal 272 and the execution mode word 253 to generate an access grant signal 274. The access grant signal 274 is asserted when both the isolated access signal 272 and the execution mode word 253 are asserted to indicate that an isolated access is valid or allowed as configured. In one embodiment, the access grant generator 320 performs a logical AND operation. If an access to the isolated memory area is attempted and the access grant signal 274 is de-asserted, an failure or fault condition is generated.

10 The snoop checking circuit 330 generates the processor snoop access signal 276. The snoop checking circuit 330 includes a snoop combiner 340 to combine the cache access signal 235, the FSB isolated access signal 339, and an external isolated access signal 278 from another processor. The combined cache access signal 235, the FSB isolated access signal 339 and the external isolated access signal 278 correspond to the  
15 processor snoop access signal 276. In one embodiment, the snoop combiner 340 includes an exclusive-OR (X-OR) element 342 and an OR element 344. The X-OR element 342 performs an exclusive-OR operation on the isolated access signal 272 and the external isolated access 278. The OR element 344 performs an OR operation on the result of the X-OR element 342 and the cache access signal 235.

20 The snoop combiner 340 ensures proper functionality in a multiprocessor system when not all the processors have been initialized for isolated memory area accesses. For example, the configuration storage, including the isolated setting, may not yet be initialized. The X-OR element 342 ensures that a snoop hit can only occur from a processor that has been allowed for isolated access. If one processor is not yet  
25 participating in the isolated memory area accesses, it will not be able to snoop a line out

of another processor that is participating in the isolated memory area accesses. Similarly, a processor that has been enabled for isolated accesses will not inadvertently snoop a line out of another processor that has not yet been enabled.

5 The processor snoop access signal 276 is asserted indicating there is an access miss when the cache access signal 235 is asserted indicating there is a cache miss, or when the FSB isolated access signal 339 and the external isolated access signal 278 do not match.

Figure 3B is a diagram illustrating the access checking circuit 270 to manage process logical processor operations according to another embodiment of the invention.  
10 The access checking circuit 270 includes a logical processor manager 360.

A physical processor may have a number of logical processors, each has its own logical processor. Each logical processor may enter or exit a logical processor state, referred to as a logical processor access. A logical processor access is typically generated when the corresponding logical processor executes an isolated instruction, such as  
15 isolated enter (iso\_enter) and isolated\_exit (iso\_exit). The logical processor manager 360 manages a logical processor operation caused by the logical processor access. Essentially, the logical processor manager 360 keeps track of the number of enabled logical processors in the processor. The logical processor manager 360 includes a logical processor register 370, a logical processor state enabler 382, a logical processor updater  
20 380, a minimum detector 374, and a maximum detector 376. The logical processor register 370 store a logical processor count 372 to indicate a number of logical processors currently enabled. The logical processor state enabler 382 enables a logical processor state when the logical processor access is valid. The logical processor updater 380 updates the logical processor count 372 according to the logical processor access.  
25 The logical processor updater 380 is enabled by the enabled logical processor state. In



one embodiment, the logical processor register 370 and the logical processor updater 380 are implemented as an up/down counter with enable. The minimum detector 374 determines if the logical processor count 372 is equal to a minimum logical processor value (e.g., zero). The maximum detector 376 determines if the logical processor count  
5 372 exceeds a maximum logical processor value. The maximum logical processor value is a number indicating the maximum number of logical processors that can be supported by the isolated execution mode in the processor 110.

The logical processor updater 380 initializes the logical processor register 370 when there is no enabled logical processor. The logical processor updater 380 updates the  
10 logical processor count 372 in a first direction (e.g., incrementing) when the access transaction corresponds to the logical processor entry. The logical processor updater 380 updates the logical processor count 372 in a second direction opposite to the first direction (e.g., decrementing) when the access transaction corresponds to the logical processor exit or a logical processor withdrawal. When the logical processor count 372 is  
15 equal to the minimum logical processor value, the logical processor manager 360 causes the processor 110 to initialize the cache memory 232 (Figure 2A) and the isolated setting register (Figure 2A) from all isolated information to restore the initial conditions in these storage elements. When the logical processor count 372 exceeds the maximum logical processor value, the logical processor manager 360 causes the processor 110 to generate a  
20 failure or fault condition because the total number of logical processors exceed the maximum number of logical processors that can be supported in the processor.

Figure 4 is a flowchart illustrating a process 400 to manage snoop accesses for isolated execution according to one embodiment of the invention.

Upon START, the process 400 defines an isolated memory area using the isolated  
25 setting (e.g., isolated mask and base values) (Block 410). Then, the process 400 asserts

the execution mode word in the processor control register to configure the processor in the isolated execution mode (Block 420). Then, the process 400 receives the access information from an access transaction by the processor (Block 425). The access information includes a physical address (as provided by the TLB) and an access type.

- 5 Next, the process 400 determines if the physical address as generated in a transaction is within the isolated memory area as defined by the isolated setting (Block 430). If not, the process 400 generates a failure or fault condition (Block 435) and is then terminated. Otherwise, the process 400 asserts the isolated access signal (Block 440).

- 10 Next, the process 400 generates a processor snoop access signal by combining the cache access signal, the external isolated access signal, and the processor isolated access signal. Then the process 400 is terminated.

Figure 5 is a flowchart illustrating a process 500 to manage process logical processor operations for isolated execution according to one embodiment of the invention.

- 15 Upon START, the process 500 initializes the logical processor register when there is no enabled logical processor (Block 510). Then the process 500 executes a logical processor access instruction (e.g., iso\_enter, iso\_exit). The logical processor access instruction asserts the execution mode word. Next, the process 500 enables the logical processor state (Block 525). Then, the process 500 determines the logical processor  
20 access type (Block 530).

If the logical processor access type is a logical processor entry, the process 500 updates the logical processor count in a first direction (e.g., incrementing) (Block 540). Then, the process 500 determines if the logical processor count exceeds the maximum logical processor value (Block 550). If not, the process 500 goes to block 570.

Otherwise, the process 500 generates a failure or fault condition (Block 560) and is then terminated.

If the logical processor access type is a logical processor exit or logical processor withdrawal, the process 500 updates the logical processor count in a second direction  
5 opposite to the first direction (e.g., decrementing) (Block 545). Then, the process 500 determines if the logical processor count is equal to the minimum value (e.g., zero) (Block 555). If not, the process 500 goes to block 570. Otherwise, the process 500 initializes the cache memory and the isolated setting register from all the isolated information (Block 565).

10 Next, the process 500 determines if there is a next logical processor access (Block 570). If there is a next logical processor access, the process 500 returns to block 520 to execute a logical processor access instruction. If there is no more logical processor access, the process 500 is terminated.

15 While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications of the illustrative embodiments, as well as other embodiments of the invention, which are apparent to persons skilled in the art to which the invention pertains are deemed to lie within the spirit and scope of the invention.

## CLAIMS

What is claimed is:

- 1           1.       An apparatus comprising:
- 2               a configuration storage containing configuration parameters to configure an access
- 3 transaction generated by a processor having a normal execution mode and an isolated
- 4 execution mode, the access transaction having access information; and
- 5               an access checking circuit coupled to the configuration storage to check the access
- 6 transaction using at least one of the configuration parameters and the access information.

- 1           2.       The apparatus of claim 1 wherein the configuration parameters include an
- 2 isolated setting and an execution mode word.

- 1           3.       The apparatus of claim 2 wherein the access information comprises a
- 2 physical address and an access type, the access type indicating if the access transaction is
- 3 one of a memory access, an input/output access, and a logical processor access, the
- 4 physical address being one of a translation lookaside buffer (TLB) physical address from
- 5 a TLB and a front side bus (FSB) physical address from an FSB.

- 1           4.       The apparatus of claim 3 wherein the configuration storage comprises:

2 a setting storage to contain the isolated setting for defining an isolated memory  
3 area corresponding to a memory external to the processor.

1 5. The apparatus of claim 4 wherein the setting storage comprises:

2 a base register, a mask register, and a length register to store a base value, a mask  
3 value, and a length value, respectively, a combination of at least two of the base, mask,  
4 and length values forming the isolated setting.

1 6. The apparatus of claim 5 wherein the configuration storage further  
2 comprises:

3 a processor control register to contain the execution mode word, the execution  
4 mode word being asserted when the processor is configured in the isolated execution  
5 mode.

1 7. The apparatus of claim 6 wherein the access checking circuit comprises:

2 TLB and FSB address detectors to detect if the TLB and FSB physical addresses  
3 are within the isolated memory area defined by the isolated setting, TLB and FSB the  
4 address detectors generating a processor isolated access signal and an FSB isolated access  
5 signal, respectively.

1           8.     The apparatus of claim 7 wherein the access checking circuit further  
2 comprises:

3           a snoop checking circuit coupled to a cache and the address detector to generate a  
4 processor snoop access signal.

1           9.     The apparatus of claim 8 wherein the snoop checking circuit comprises:

2           a snoop combiner to combine a cache access signal, the FSB isolated access  
3 signal, and an external isolated access signal from another processor, the combined cache  
4 access signal, the processor isolated access signal and the external isolated access signal  
5 corresponding to the processor snoop access signal.

1           10.    The apparatus of claim 7 wherein the access checking circuit further  
2 comprises:

3           an access grant generator coupled to the address detector and the processor control  
4 register to generate an access grant signal indicating if the access transaction is valid.

1           11.    The apparatus of claim 7 wherein the logical processor access is one of a  
2 logical processor entry and a logical processor exit.

1           12.    The apparatus of claim 11 wherein the access checking circuit comprises:  
2           a logical processor manager to manage a logical processor operation caused by the  
3   logical processor access.

1           13.    The apparatus of claim 12 wherein the logical processor manager  
2   comprises:

3           a logical processor register to store a logical processor count indicating a number  
4   of logical processors currently enabled;

5           a logical processor state enabler to enable a logical processor state when the  
6   logical processor access is valid;

7           a logical processor updater coupled to the logical processor register to update the  
8   logical processor count according to the logical processor access, the logical processor  
9   updater being enabled by the enabled logical processor state;

10          a minimum detector coupled to the logical processor register to determine if the  
11   logical processor count is equal to a minimum logical processor value; and

12          a maximum detector coupled to the logical processor register to determine if the  
13   logical processor count exceeds a maximum logical processor value.

1           14.     The apparatus of claim 13 wherein the logical processor updater initializes  
2     the logical processor register when there is no enabled logical processor.

1           15.     The apparatus of claim 14 wherein the logical processor updater updates  
2     the logical processor count in a first direction when the access transaction corresponds to  
3     the logical processor entry, and updates the logical processor count in a second direction  
4     opposite to the first direction when the access transaction corresponds to the logical  
5     processor exit.

1           16.     A method comprising:  
2             configuring an access transaction generated by a processor by a configuration  
3     storage containing configuration parameters, the processor having a normal execution  
4     mode and an isolated execution mode, the access transaction having access information;  
5     and  
6             checking the access transaction by an access checking circuit using at least one of  
7     the configuration parameters and the access information.

1           17.     The method of claim 16 wherein the configuration parameters include an  
2     isolated setting and an execution mode word.



1           18.    The method of claim 17 wherein the access information comprises a  
2   physical address and an access type, the access type indicating if the access transaction is  
3   one of a memory access, an input/output access, and a logical processor access, the  
4   physical address being one of a translation lookaside buffer (TLB) physical address from  
5   a TLB and a front side bus (FSB) physical address from an FSB.

1           19.    The method of claim 18 wherein configuring the access transaction  
2   comprises:

3           defining an isolated memory area corresponding to a memory external to the  
4   processor by the isolated setting contained in a setting storage.

1           20.    The method of claim 19 wherein defining the isolated memory area  
2   comprises:

3           forming the isolated setting by a combination of at least two of a base value, a  
4   mask value, and a length value stored in a base register, a mask register, and a length  
5   register, respectively.

1           21.    The method of claim 20 wherein configuring the access transaction further  
2   comprises:

3           asserting the execution mode word stored in a processor control register when the  
4   processor is configured in the isolated execution mode.

1           22.    The method of claim 21 wherein checking the access transaction  
2   comprises:

3           detecting if the TLB and FSB physical addresses are within the isolated memory  
4   area defined by the isolated setting by TLB and FSB address detectors, respectively, the  
5   TLB and FSB address detectors generating processor and FSB isolated access signals,  
6   respectively.

1           23.    The method of claim 22 wherein checking the access transaction further  
2   comprises:

3           generating a processor snoop access signal by a snoop checking circuit.

1           24.    The method of claim 23 wherein generating the processor snoop access  
2   signal comprises:

3           combining a cache access signal, the FSB isolated access signal, and an external  
4   isolated access signal from another processor by a snoop combiner, the combined cache  
5   access signal, the processor isolated access signal and the external isolated access signal  
6   corresponding to the processor snoop access signal.

1           25.    The method of claim 22 wherein checking the access transaction further  
2 comprises:

3           generating an access grant signal indicating if the access transaction is valid by an  
4 access grant generator.

1           26.    The method of claim 22 wherein the logical processor access is one of a  
2 logical processor entry and a logical processor exit.

1           27.    The method of claim 26 wherein checking the access transaction  
2 comprises:

3           managing a logical processor operation caused by the logical processor access by  
4 a logical processor manager.

1           28.    The method of claim 27 wherein managing the logical processor operation  
2 comprises:

3           storing a logical processor count indicating a number of logical processors  
4 currently enabled in a logical processor register;

5           enabling a logical processor state when the logical processor access is valid by a  
6 logical processor state enabler;

7 updating the logical processor count according to the logical processor access by a  
8 logical processor updater, the logical processor updater being enabled by the enabled  
9 logical processor state;

10 determining if the logical processor count is equal to a minimum logical processor  
11 value by a minimum detector; and

12 determining if the logical processor count exceeds a maximum logical processor  
13 value by a maximum detector.

1 29. The method of claim 28 wherein updating the logical processor count  
2 comprises:

3 initializing the logical processor register when there is no enabled logical  
4 processor.

1 30. The method of claim 29 wherein updating the logical processor count  
2 comprises:

3 updating the logical processor count in a first direction when the access  
4 transaction corresponds to the logical processor entry; and

5 updating the logical processor count in a second direction opposite to the first  
6 direction when the access transaction corresponds to the logical processor exit.

1 31. A system comprising:

2 a chipset;  
3 a memory coupled to the chipset having an isolated memory area; and  
4 a processor coupled to the chipset and the memory having an access manager, the  
5 processor having a normal execution mode and an isolated execution mode, the processor  
6 generating an access transaction having access information, the access manager  
7 comprising:

8 a configuration storage containing configuration parameters to  
9 configure the access transaction, and

10 an access checking circuit coupled to the configuration storage to  
11 check the access transaction using at least one of the configuration  
12 parameters and the access information.

1 32. The system of claim 31 wherein the configuration parameters include an  
2 isolated setting and an execution mode word.

1 33. The system of claim 32 wherein the access information comprises a  
2 physical address and an access type, the access type indicating if the access transaction is  
3 one of a memory access, an input/output access, and a logical processor access, the  
4 physical address being one of a translation lookaside buffer (TLB) physical address from  
5 a TLB and a front side bus (FSB) physical address from an FSB.

1           34.    The system of claim 33 wherein the configuration storage comprises:  
2           a setting storage to contain the isolated setting for defining the isolated memory  
3           area.

1           35.    The system of claim 34 wherein the setting storage comprises:  
2           a base register, a mask register, and a length register to store a base value, a mask  
3           value, and a length value, respectively, a combination of at least two of the base, mask,  
4           and length values forming the isolated setting.

1           36.    The system of claim 35 wherein the configuration storage further  
2           comprises:  
3           a processor control register to contain the execution mode word, the execution  
4           mode word being asserted when the processor is configured in the isolated execution  
5           mode.

1           37.    The system of claim 36 wherein the access checking circuit comprises:  
2           TLB and FSB address detectors to detect if the TLB and FSB physical addresses  
3           are within the isolated memory area defined by the isolated setting, respectively, the TLB

4 and FSB address detectors generating a processor isolated access signal and an FSB  
5 isolated access signal, respectively.

1 38. The system of claim 37 wherein the access checking circuit further  
2 comprises:

3 a snoop checking circuit coupled to a cache and the address detector to generate a  
4 processor snoop access signal.

1 39. The system of claim 38 wherein the snoop checking circuit comprises:

2 a snoop combiner to combine a cache access signal, the FSB isolated access  
3 signal, and an external isolated access signal from another processor, the combined cache  
4 access signal, the processor isolated access signal and the external isolated access signal  
5 corresponding to the processor snoop access signal.

1 40. The system of claim 37 wherein the access checking circuit further  
2 comprises:

3 an access grant generator coupled to the address detector and the processor control  
4 register to generate an access grant signal indicating if the access transaction is valid.

1 41. The system of claim 37 wherein the logical processor access is one of a  
2 logical processor entry and a logical processor exit.

1           42.     The system of claim 41 wherein the access checking circuit comprises:  
2           a logical processor manager to manage a logical processor operation caused by the  
3     logical processor access.

1           43.     The system of claim 42 wherein the logical processor manager comprises:  
2           a logical processor register to store a logical processor count indicating a number  
3     of logical processors currently enabled;  
4           a logical processor state enabler to enable a logical processor state when the  
5     logical processor access is valid;  
6           a logical processor updater coupled to the logical processor register to update the  
7     logical processor count according to the logical processor access, the logical processor  
8     updater being enabled by the enabled logical processor state;  
9           a minimum detector coupled to the logical processor register to determine if the  
10    logical processor count is equal to a minimum logical processor value; and  
11          a maximum detector coupled to the logical processor register to determine if the  
12    logical processor count exceeds a maximum logical processor value.

1           44.     The system of claim 43 wherein the logical processor updater initializes  
2     the logical processor register when there is no enabled logical processor.



1           45.    The system of claim 44 wherein the logical processor updater updates the  
2   logical processor count in a first direction when the access transaction corresponds to the  
3   logical processor entry, and updates the logical processor count in a second direction  
4   opposite to the first direction when the access transaction corresponds to the logical  
5   processor exit.

1           46.    A computer program product comprising:  
2           a machine readable medium having computer program code embodied therein, the  
3   computer program product having:  
4           computer readable program code for configuring an access transaction generated  
5   by a processor by a configuration storage containing configuration parameters, the  
6   processor having a normal execution mode and an isolated execution mode, the access  
7   transaction having access information; and  
8           computer readable program code for checking the access transaction by an access  
9   checking circuit using at least one of the configuration parameters and the access  
10   information.

1           47.    The computer program product of claim 46 wherein the configuration  
2   parameters include an isolated setting and an execution mode word.

1           48.    The computer program product of claim 47 wherein the access information  
2   comprises a physical address and an access type, the access type indicating if the access  
3   transaction is one of a memory access, an input/output access, and a logical processor  
4   access, the physical address being one of a translation lookaside buffer (TLB) physical  
5   address from a TLB and a front side bus (FSB) physical address from an FSB.

1           49.    The computer program product of claim 48 wherein the computer readable  
2   program code for configuring the access transaction comprises:

3           computer readable program code for defining an isolated memory area  
4   corresponding to a memory external to the processor by the isolated setting contained in a  
5   setting storage.

1           50.    The computer program product of claim 49 wherein the computer readable  
2   program code for defining the isolated memory area comprises:

3           computer readable program code for forming the isolated setting by a combination  
4   of at least two of a base value, a mask value, and a length value stored in a base register, a  
5   mask register, and a length register, respectively.

1           51.    The computer program product of claim 50 wherein the computer readable  
2   program code for configuring the access transaction further comprises:

3 computer readable program code for asserting the execution mode word stored in  
4 a processor control register when the processor is configured in the isolated execution  
5 mode.

1 52. The computer program product of claim 51 wherein the computer readable  
2 program code for checking the access transaction comprises:

3 computer readable program code for detecting if the TLB and FSB physical  
4 addresses are within the isolated memory area defined by the isolated setting by TLB and  
5 FSB address detectors, respectively, the TLB and FSB address detectors generating  
6 processor and FSB isolated access signals, respectively.

1 53. The computer program product of claim 52 wherein the computer readable  
2 program code for checking the access transaction further comprises:

3 computer readable program code for generating a processor snoop access signal  
4 by a snoop checking circuit.

1 54. The computer program product of claim 53 wherein the computer readable  
2 program code for generating the processor snoop access signal comprises:

3 computer readable program code for combining a cache access signal, the FSB  
4 isolated access signal, and an external isolated access signal from another processor by a  
5 snoop combiner, the combined cache access signal, the processor isolated access signal

6 and the external isolated access signal corresponding to the processor snoop access  
7 signal.

1 55. The computer program product of claim 52 wherein the computer readable  
2 program code for checking the access transaction further comprises:

3 computer readable program code for generating an access grant signal indicating  
4 if the access transaction is valid by an access grant generator.

1 56. The computer program product of claim 52 wherein the logical processor  
2 access is one of a logical processor entry and a logical processor exit.

1 57. The computer program product of claim 56 wherein the computer readable  
2 program code for checking the access transaction comprises:

3 computer readable program code for managing a logical processor operation  
4 caused by the logical processor access by a logical processor manager.

1 58. The computer program product of claim 57 wherein the computer readable  
2 program code for managing the logical processor operation comprises:

3 computer readable program code for storing a logical processor count indicating a  
4 number of logical processors currently enabled in a logical processor register;

5 computer readable program code for enabling a logical processor state when the  
6 logical processor access is valid by a logical processor state enabler;

7 computer readable program code for updating the logical processor count  
8 according to the logical processor access by a logical processor updater, the logical  
9 processor updater being enabled by the enabled logical processor state;

10 computer readable program code for determining if the logical processor count is  
11 equal to a minimum logical processor value by a minimum detector; and

12 computer readable program code for determining if the logical processor count  
13 exceeds a maximum logical processor value by a maximum detector.

1 59. The computer program product of claim 58 wherein the computer readable  
2 program code for updating the logical processor count comprises:

3 computer readable program code for initializing the logical processor register  
4 when there is no enabled logical processor.

1 60. The computer program product of claim 59 wherein the computer readable  
2 program code for updating the logical processor count comprises:

3 computer readable program code for updating the logical processor count in a first  
4 direction when the access transaction corresponds to the logical processor entry; and

5 computer readable program code for updating the logical processor count in a  
6 second direction opposite to the first direction when the access transaction corresponds to  
7 the logical processor exit.

[illegible]

**Figure 1**




FIG. 1A






FIG. 1B

100




FIG. 1C

115




FIG. 2A

220




FIG. 2B

270




FIG. 3A




FIG. 3B




FIG. 4




FIG. 5



**DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION  
(FOR INTEL CORPORATION PATENT APPLICATIONS)**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

# MANAGING ACCESSES IN A PROCESSOR FOR ISOLATED EXECUTION

the specification of which

☒ is attached hereto.  
☐ was filed on \_\_\_\_\_ as \_\_\_\_\_  
 United States Application Number \_\_\_\_\_  
 or PCT International Application Number \_\_\_\_\_  
 and was amended on \_\_\_\_\_  
 (if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s):

APPLICATION NUMBER	COUNTRY (OR INDICATE IF PCT)	DATE OF FILING (day, month, year)	PRIORITY CLAIMED UNDER 37 USC 119
			<input type="checkbox"/> No <input type="checkbox"/> Yes
			<input type="checkbox"/> No <input type="checkbox"/> Yes
			<input type="checkbox"/> No <input type="checkbox"/> Yes

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below:

APPLICATION NUMBER	FILING DATE

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

APPLICATION NUMBER	FILING DATE	STATUS (ISSUED, PENDING, ABANDONED)

I hereby appoint the persons listed on Appendix A hereto (which is incorporated by reference and a part of this document) as my respective patent attorneys and patent agents, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

Send correspondence to:

Thinh V. Nguyen, Reg. No. 42,034, BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN, LLP

(Name of Attorney or Agent)

12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025 and direct telephone calls to:

Thinh V. Nguyen, (714) 557-3800.

(Name of Attorney or Agent)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

**Full Name of Sole/First Inventor** (given name, family name)

**Carl M. Ellison**

Inventor's Signature \_\_\_\_\_

Date \_\_\_\_\_

Residence Portland, Oregon USA

(City, State)

Citizenship USA

(Country)

P. O. Address 1818 N.W. 28th Avenue

Portland, Oregon 97210-2214 USA

**Full Name of Second/Joint Inventor** (given name, family name)

**Roger A. Golliver**

Inventor's Signature \_\_\_\_\_

Date \_\_\_\_\_

Residence Beaverton, Oregon USA  
(City, State)

Citizenship USA  
(Country)

P. O. Address 13340 S. W. Violet Ct.  
Beaverton, Oregon 97008 USA

**Full Name of Third/Joint Inventor** (given name, family name)

**Howard C. Herbert**

Inventor's Signature \_\_\_\_\_

Date \_\_\_\_\_

Residence Phoenix, Arizona USA  
(City, State)

Citizenship USA  
(Country)

P. O. Address 16817 South 1st Drive  
Phoenix, Arizona 85045 USA

**Full Name of Fourth/Joint Inventor** (given name, family name)

**Derrick C. Lin**

Inventor's Signature \_\_\_\_\_

Date \_\_\_\_\_

Residence Foster City, California USA  
(City, State)

Citizenship USA  
(Country)

P. O. Address 113 Barkentine Street  
Foster City, California 94404 USA

**Full Name of Fifth/Joint Inventor** (given name, family name)

**Francis X. McKeen**

Inventor's Signature \_\_\_\_\_

Date \_\_\_\_\_

Residence Portland, Oregon USA  
(City, State)

Citizenship USA  
(Country)

P. O. Address 10612 N. W. LeMans Ct.  
Portland, Oregon 97229 USA

**Full Name of Sixth/Joint Inventor** (given name, family name)

**Gil Neiger**

Inventor's Signature \_\_\_\_\_

Date \_\_\_\_\_

Residence Portland, Oregon USA  
(City, State)

Citizenship USA  
(Country)

P. O. Address 2424 N. E. 11th Avenue  
Portland, Oregon 97212 USA

**Full Name of Seventh/Joint Inventor** (given name, family name)

**Ken Reneris**

Inventor's Signature \_\_\_\_\_

Date \_\_\_\_\_

Residence Wilbraham, Massachusetts USA  
(City, State)

Citizenship USA  
(Country)

P. O. Address 8 Red Gap Road  
Wilbraham, Massachusetts 01095 USA

**Full Name of Eighth/Joint Inventor** (given name, family name)

**James A. Sutton**

Inventor's Signature \_\_\_\_\_

Date \_\_\_\_\_

Residence Portland, Oregon USA  
(City, State)

Citizenship USA  
(Country)

P. O. Address 20205 N. W. Paulina Drive  
Portland, Oregon 97229 USA

**Full Name of Ninth/Joint Inventor** (given name, family name)

**Shreekant S. Thakkar**

Inventor's Signature \_\_\_\_\_

Date \_\_\_\_\_

Residence Portland, Oregon USA  
(City, State)

Citizenship United Kingdom  
(Country)

P. O. Address 150 S. W. Moonridge Place  
Portland, Oregon 97225 USA

Full Name of Tenth/Joint Inventor (given name, family name)

Millind Mittal

Inventor's Signature

Date

Residence Palo Alto, California USA

(City, State)

Citizenship USA

(Country)

P. O. Address 800 E. Charleston Road #29

Palo Alto, California 94303 USA

Full Name of Eleventh/Joint Inventor (given name, family name)

Inventor's Signature

Date

Residence

(City, State)

Citizenship

(Country)

P. O. Address

## APPENDIX A

I hereby appoint BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, a firm including: William E. Alford, Reg. No. 37,764; Farzad E. Amini, Reg. No. 42,261; Amy M. Armstrong, Reg. No. 42,265; Aloysius T. C. AuYeung, Reg. No. 35,432; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, Reg. No. 41,600; Jordan Michael Becker, Reg. No. 39,602; Bradley J. Berezna, Reg. No. 33,474; Michael A. Bernadicou, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; Gregory D. Caldwell, Reg. No. 39,926; Ronald C. Card, Reg. No. 44,587; Thomas M. Coester, Reg. No. 39,637; Donna Jo Coningsby, Reg. No. 41,684; Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Robert Andrew Diehl, Reg. No. 40,992; Matthew C. Fagan, Reg. No. 37,542; Tarek N. Fahmi, Reg. No. 41,402; George L. Fountain, Reg. No. 36,374; Paramita Ghosh, Reg. No. 42,806; James Y. Go, Reg. No. 40,621; James A. Henry, Reg. No. 41,064; Willmore F. Holbrow III, Reg. No. 41,845; Sheryl Sue Holloway, Reg. No. 37,850; George W. Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; William W. Kidd, Reg. No. 31,772; Sang Hui Kim, Reg. No. 40,450; Eric T. King, Reg. No. 44,188; Erica W. Kuo, Reg. No. 42,775; Michael J. Mallie, Reg. No. 36,591; Paul A. Mendonsa, Reg. No. 42,879; Darren J. Milliken, Reg. No. 42,004; Chun M. Ng, Reg. No. 36,878; Thien T. Nguyen, Reg. No. 43,835; Thinh V. Nguyen, Reg. No. 42,034; Dennis A. Nicholls, Reg. No. 42,036; Lisa A. Norris, Reg. No. 44,976; Daniel E. Ovanezian, Reg. No. 41,236; William F. Ryann, Reg. No. 44,313; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Jeffrey S. Smith, Reg. No. 39,377; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; Joseph A. Twarowski, Reg. No. 42,191; Lester J. Vincent, Reg. No. 31,460; Glenn E. Von Tersch, Reg. No. 41,364; John Patrick Ward, Reg. No. 40,216; Charles T. J. Weigell, Reg. No. 43,398; James M. Wu, Reg. No. 45,241; Steven D. Yates, Reg. No. 42,242; and Norman Zafman, Reg. No. 26,250; my attorneys; and Andrew C. Chen, Reg. No. 43,544; Justin M. Dillon, Reg. No. 42,486; and John F. Travis, Reg. No. 43,203; my patent agents, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (714) 557-3800, and Alan K. Aldous, Reg. No. 31,905; Robert D. Anderson, Reg. No. 33,826; Joseph R. Bond, Reg. No. 36,458; Richard C. Calderwood, Reg. No. 35,468; Jeffrey S. Draeger, Reg. No. 41,000; Cynthia Thomas Faatz, Reg. No. 39,973; Sean Fitzgerald, Reg. No. 32,027; John N. Greaves, Reg. No. 40,362; Seth Z. Kalson, Reg. No. 40,670; David J. Kaplan, Reg. No. 41,105; Charles A. Mirho, Reg. No. 41,199; Leo V. Novakoski, Reg. No. 37,198; Naomi Obinata, Reg. No. 39,320; Thomas C. Reynolds, Reg. No. 32,488; Kenneth M. Seddon, Reg. No. 43,105; Mark Seeley, Reg. No. 32,299; Steven P. Skabrat, Reg. No. 36,279; Howard A. Skaist, Reg. No. 36,008; Steven C. Stewart, Reg. No. 33,555; Raymond J. Werner, Reg. No. 34,752; Robert G. Winkle, Reg. No. 37,474; and Charles K. Young, Reg. No. 39,435; my patent attorneys, and Thomas Raleigh Lane, Reg. No. 42,781; Calvin E. Wells, Reg. No. P43,256; Peter Lam, Reg. No. 44,855; and Gene I. Su, Reg. No. 45,140; my patent agents, of INTEL CORPORATION; and James R. Thein, Reg. No. 31,710, my patent attorney; with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.